The I2C-bus in discrete-time process algebra  by Bos, S.H.J. & Reniers, M.A.
Science of 
Computer 
ELSEVIER Science of Computer Programming 29 (1997) 235-258 
Programming 
The 12C-bus in discrete-time process algebra 
S.H.J. Bos, M.A. Reniers* 
Department ofMathematics and Computing Science, Eindhoven University of Technology, Eindhoven, 
Netherlands 
Abstract 
Using discrete time process algebra with relative timing, a model for the I’C-bus is designed. 
The model of the I’C-bus is divided into three parts: a model for the bus lines, a model for the 
master interfaces and a model for the slave interfaces. The model of the bus lines is based on 
a model for a wired-AND. For the models of the interfaces, the approach is to start from a high 
level bus protocol and refine it step by step. First, a single master without timing constraints is 
considered. Then the model is adapted to deal with the timing constraints. Then also the 
restriction to a single master is relaxed. It turns out that the model for the slave interfaces can be 
based on the model for the master interfaces. The use of the model obtained is discussed and 
illustrated. 0 1997 Published by Elsevier Science B.V. 
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1. Introduction 
The I’C-bus is a bidirectional bus for Inter-ZC control [9], Devices on the I%-bus 
can be microprocessors, RAM, LCD-drivers, I/O-ports, etc. All I%-bus compatible 
devices incorporate an on-chip interface which allows them to communicate with each 
other via the 12C-bus without additional external interfacing. 
For devices communicating with each other on the bus, a communication protocol 
is defined which avoids all possibilities of confusion, data loss and blockage of 
information. The timing aspects form an important part of the communication 
protocol of the bus. 
For the exchange of information between the devices connected to the 12C-bus it 
has two bidirectional wires, called serial data (SDA) and serial clock (SCL). The 
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devices can be considered as masters or slaves when performing data transfers. During 
a data transfer there is exactly one master and one slave; a master is the device which 
initiates a data transfer and generates the clock signals which permit that transfer. 
The 12C-bus is widely used in mass electronics products because of several advant- 
ages it offers. Firstly, it can be implemented in a very cheap way; the wires can be made 
by exploiting certain properties of the electronic circuitry, not demanding additional 
logic, Secondly, it serves as a standard for specification and design of a wide variety of 
ICs such as microprocessors, RAMS, LCD-drivers, I/O-ports, etc. Moreover, the fact 
that it is a two-wire bus instead of 8,16 or 32, makes it very attractive since the layout 
and routing of such wide busses is much harder. Finally, there are ongoing develop- 
ments of new protocols, notably ACCESS.bus [l], which extend 12C-bus. 
The interoperability of the many versions and types of 12C-bus components from 
different vendors is an important issue. Much attention has already been paid to the 
electrical aspects of the interoperability problem (value of pull-up resistors, etc.). But 
the timing aspects are more difficult to describe rigorously and therefore this paper 
presents an explicit rigorous model of the I%-bus and its interface with the devices 
connected to it. The availability of such a model is important for checking conform- 
ance of new implementations with respect to the standard. This model can be used for 
checking properties such as freedom of deadlocks of implementations. 
To model the I’C-bus and its interfaces, we will discuss a discrete time process 
algebra [4,3] with relative timing with some additional features. Since the timing 
aspects in the protocol for the 12C-bus is the main concern within the specification 
and verification of the processes to be designed, the choice for a timed process algebra 
is straightforward. We choose for a discrete time version rather than a real time one, 
because all specified delays imposed by the timing constraints are multiples of 
a certain unit. Furthermore, the motivation for considering relative timing instead 
of absolute timing is based on the fact that all timing constraints involve pairs 
of transitions; each second transition of such a pair is allowed to occur a specified 
amount of time after the first transition has taken place. 
Using discrete time process algebra, we will design processes that model the 
behaviour of the bus itself, and of its interfaces with the devices connected to the bus. 
Since the task of the interface is to translate instructions from the device to bus 
transitions and vice versa, it must communicate with the device on the one hand and 
with the bus on the other. Communications with the bus are needed to accomplish the 
clamping, releasing and polling of the bus lines. Communications with the device 
contain the instructions from the device. We make a distinction between interfaces for 
master devices and for slave devices, since their behaviour is different. The design of the 
master and slave devices is considered beyond the scope of this paper, because of the 
enormous variety of applications that can be implemented by master and slave devices. 
The model given in this paper can be used when designing devices to be connected 
to the I%-bus. It is of uttermost importance that the interface between a device and 
the bus is well-understood. It is our firm belief that a formal specification of such an 
interface improves this understanding considerably. Also, if a formal specification of 
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the device is provided, there are possibilities to reason formally about the device being 
connected to the bus, i.e., their interaction can be considered. 
Another, minor, reason for this research is that, with the recent appearance of 
[3-51, discrete-time process algebra seems to have reached a decent state of maturity. 
This application can therefore also be seen as a case study in the practical application 
of discrete-time process algebra. 
Structure of the paper: The paper is structured as follows. The Sections 2 and 
3 provide a short introduction to the I%-bus and the relative discrete time process 
algebra, respectively. In Section 4, a model for the bus lines is given. Then, in 
Section 5, an interface is designed for a master device in a single-master environment. 
The approach is to take a high level bus protocol and refine this protocol step by step 
until an interface is obtained. In Section 6, the interface for a single master is extended 
to function in a multi-master environment. After having designed those master 
interfaces, we give an interface for a slave device in Section 7. This concludes the 
construction of a model for the I%-bus in relative discrete time process algebra. The 
following section deals with the usage of the model presented in this paper. Some 
conclusions and suggestions for further research are given in Section 9. 
2. The I*C-bus 
In this section we will give a concise introduction to the 12C-bus; for a more 
thorough description and explanation we refer to [7-91. 
The 12C-bus is used to interconnect integrated circuits. Devices communicating 
with each other on the bus must have some form of protocol which avoids all 
possibilities of confusion, data loss and blockage of information. Fast devices must be 
able to communicate with slow devices. The system must not depend on the devices 
connected to it. A procedure has to be devised to decide which device will be in control 
of the bus and when. 
For the exchange of information between the devices connected to it, the I’C-bus 
has two wires along which information is carried between the devices connected to the 
bus: the SD,4 line, that carries the data signal and the SCL line along which clock 
pulses are transmitted. 
Each device is recognized by a unique address and can operate as either a transmit- 
ter or a receiver, depending on the function of the device. Devices can also be 
considered as masters and slaves when performing data transfers. A master is the 
device which initiates a data transfer on the bus and generates the clock signals that 
permit that transfer. 
The 12C-bus is a multi-master bus: more than one device capable of controlling the 
bus can be connected to it. As a consequence more than one master could try to 
initiate a data transfer at the same time. To avoid the chaos that might ensue from 
such an event, an arbitration procedure has been developed. For a description of this 
procedure we refer to Section 6.4. 
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Both S&l and SCL are bidirectional ines. When the bus is free, both lines are high. 
Devices are capable of clamping and releasing the wires. If one of the devices 
connected to the bus clamps a line, this line will become low and only if all devices 
have released a line, it will become high again. A line behaving in such a way is called 
a wired-AND. A wired-AND is an electronic building block with N inputs and 
a single output that computes the logical N-ary AND function. The low-to-high and 
high-to-low transitions of the wire are not instantaneous; they require the passage of 
a certain rise and fall time respectively. During such a transition the voltage level on 
the wire is not stable. Apart from rise and fall times, which are related to the physical 
properties of the bus wires, the specification for the bus will contain no timing 
constraints. Indeed all other timing constraints have to do with the protocol that 
prescribes how the bus wires should be manipulated and are therefore the responsibil- 
ity of the interfaces that connect the devices to the I%-bus. The behaviour of the wires 
consists solely of alternating high-to-low and low-to-high transitions on both lines. 
These transitions are always responses to the clamping and releasing actions initiated 
by the devices connected to the bus. The duration of the high and low level periods of 
the wires are determined by the devices that clamp and release the bus lines and the 
timing constraints imposed by the bus protocol. 
Within the procedure of the I’C-bus, unique states arise which are defined as start 
and stop conditions. A high-to-low transition on the S&l line while the XL line is 
high indicates a start condition. A low-to-high transition on the SDA line while the 
SCL line is high defines a stop condition. Start and stop conditions are always 
generated by a master. A bus session starts with a start condition and ends with a stop 
condition. The bus is considered to be free when there is no bus session. In between the 
start and stop condition the following events take place: a slave is addressed, the 
addressed slave acknowledges, data bytes are transmitted in both directions and 
acknowledged byte-wise. The sending (receiving) of a byte is achieved by sending 
(receiving) eight bits serially. Obviously this complicates the bus protocol consider- 
ably. In order to restrict the size of the problem, we will have the device take care of 
addressing and byte-wise data transfer. Thereby we shift some complexity from the 
interface to the devices, which are beyond the scope of this paper. With these 
restrictions a data transfer only consists of sending and receiving bits. 
One clock pulse is generated for each data bit transferred. The data on the SDA line 
must be stable during the high period of this clock pulse. The sending of a bit with 
value 0 is now achieved by clamping (if necessary) the SDA line and generating aclock 
pulse. Likewise, a bit with value 1 is sent by releasing (if necessary) the SDA line and 
then generating a clock pulse. Receiving a bit is achieved by generating a clock pulse 
and then polling the SDA line to determine whether a 0 or a 1 has been received. 
The timing constraints involved in the PC-bus are discussed next. There are only 
two timing constraints dealing with a maximum delay, i.e., they express that an event 
takes at most a certain amount of time. These are the rise time tR and fall time tF of the 
SCL line. These express the maximum time needed for the SCL line to perform a low- 
to-high and a high-to-low transition respectively. All other timing constraints are 
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Fig. 1. Definition of timing constraints. 
dealing with minimum delays, i.e., they express that an event takes at least a certain 
amount of time. There is only one minimum timing constraint which is related solely 
to the SDA line: tBUF denotes the bus free time, i.e., the minimal time needed for the 
SDA line to be high between a stop and a start condition. The timing constraints 
tL0 W and tHIGH denote the clock low and clock high period, respectively. These are 
dealing solely with the SCL line. The remaining timing constraints deal with both the 
SDA and SCL line. There are three timing constraints for set-up times: the data set-up 
time (tSU;DAT), the set-up timefor a start condition (tSU;STA), and the set-up timefor 
a stop condition (tSU;STO). Besides these set-up times there are also two hold times: 
the data hold time (tHD;DAT) and the hold time for a start condition (tHD;STA). In 
Fig. 1 the timing constraints are depicted in relation to both the SDA and SCL lines. 
The names of the timing constraints are taken from [9]. 
In the previous part of this section the protocol on the 12C-bus is described. In this 
protocol the communication primitives have been discussed. We described how these 
primitives are used in relation to each other to build a complete bus session. Apart 
from this protocol for communications on the bus, there should also exist another 
protocol between masters and slaves, which we will call the “meta-protocol”. This 
meta-protocol describes the communication behaviour between masters and slaves. 
The meta-protocol states that arbitration is not allowed between a start condition and 
a data bit, a stop condition and a data bit, and a start condition and a stop condition 
[9]. For a more thorough explanation of the meta-protocol we refer to [7]. For our 
model, it is important that start and stop signals never will be involved in the 
arbitration procedure. 
3. Discrete time process algebra with relative timing 
In this section, we will introduce the process algebra used for modelling the 12C-bus 
in this paper. Such an algebraic theory is given by a signature, i.e., a set of constant 
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and function symbols, and a set of equations (often called axioms). The process 
algebra is parameterized by a set A of constants and a partial, commutative and 
associative function y. We will instantiate the set A of constants and the communica- 
tion function y later on. Using the constant and function symbols, terms can be 
constructed. These terms represent processes. The axioms express which processes are 
to be considered equal. The axioms for this process algebra are given in Appendix A. 
In the axioms also auxiliary operators vrel, L J”, 1, and 1 appear. The axioms can also 
be found in [2-4,7]. Also for other issues concerning discrete time process algebra we 
refer to these papers. 
We only list the operators that play a role in the main text of this paper. The 
signature consists, among others, of the following constant and function symbols: 
1. the special constants 6, 2, 6 and r; 
2. for a E A, the constants g and a; 
3. the binary operators + ;, and 11; 
4. the unary operators orei, pr, aH, rI, IQ, and Oc for f : A + A, and H, I, C G A; 
The special constants 4 and z denote deadlock and the silent step in the current time 
slice, respectively. The constants 6 and z are the delayable versions thereof; they can 
occur in any time slice. 
For our application, we assume that the set A contains actions Q,(U), T&U), and 
cCL(u) for a channel ch and a datum v. These actions denote the sending, reception, and 
communication of datum v along channel ch. For a E A, the action e denotes the 
execution of a in the current time slice, and the action a denotes the execution of a in 
any time slice. The execution of atomic actions and inaction is considered to be 
instantaneous. 
The binary operators + and. denote alternative and sequential composition, respec- 
tively. The alternative composition of the processes x and y is the process that 
executes process x or process y, but not both. We have the time factorization 
assumption, i.e., passage of time as such cannot determine a choice. The sequential 
composition of the processes x and y is the process that first executes x, and upon 
termination thereof starts with the execution of process y. 
With the unit delay operator processes can be delayed one time slice: the process 
orei denotes the process x starting in the next time slice. In order to express that 
a process x has to be delayed for n 2 0 time slices, we introduce the shorthand c&(x) 
for the n times repeated application of racy,. 
Two processes can be composed in parallel with the parallel composition operator /I. 
The process x 11 y interleaves the behaviours of x and y and tries to communicate send 
actions with receive actions of the same datum along the same channel, but is forced to 
synchronize on time steps, i.e., a clock tick is executed by both processes at the same 
time or, if this is not possible, the process deadlocks. In our application the 
communication function y is defined as follows y(sCh(v), rCh(v)) = c,,,(v) and 
y(~~,,(u), Q(V)) = c,,,(v). For all other cases y is undefined. 
The renaming operator pf is used to rename atomic actions into atomic actions 
according to the mapping f: A -+ A. The encapsulation operator is a special renaming 
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operator where all actions given by the set H (H G A) are renamed into 6. This 
operator is used to block the execution of unwanted actions. The abstraction operator 
z1 is also a special renaming operator; in this case all atomic actions given by the set 
I (I E A) are renamed into the atomic action z, while all others remain unchanged. 
This operator, as may be clear from its name, is used to abstract from actions which 
are considered to be unobservable. These actions are given by the parameter I. The 
time abstraction operator 7ctf is used to abstract from timing by embedding processes 
in the time-free theory, i.e., all atomic actions are made delayable and all time steps are 
removed. The priority operator Oc is used to achieve minimum delays (or maximal 
progress) for atomic actions from the set C (C G A). 
4. A model for the bus lines 
In this section we will design a process that models the behaviour of an individual 
wire of the I’C-bus. This is necessary in order to validate the design for the interface of 
the next section. 
Since the behaviour of one line does not depend on the behaviour of the other and 
since both lines are copies of the same piece of hardware, viz. a wired-AND, it suffices 
to design a process that describes a wired-AND. Hence, a model for the 12C-bus 
consists of the parallel composition of the behaviour of two processes describing 
a wired-AND. Since there is no physical interaction between the two wires, the 
processes that model the wires will not communicate, with each other, when com- 
posed in parallel. 
First we consider the communication between the wired-AND and its environment 
(see Fig. 2), the processes connected to it. Suppose the number of devices is N. The 
actions clamping and releasing by device i are represented as communications 
between the wired-AND and the device’s interface over a channel d(i). Clamping the 
wire by device i will be denoted by sending the value dn along channel h(i) and 
releasing the wire is denoted by sending the value up. We also introduce the channels 
stat(i), one for each device connected to the wired-AND. This channel is used to signal 
the current voltage level of the wire (high or low) to the devices communicating with it. 
Each process connected to the wire is then able to poll the wire in order to obtain the 
current voltage level. 
Fig. 2. The channels between the interfaces and the wired-AND. 
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Table 1 
Equations describing a wired-AND: 2 < k < N 
WA = WA(O) 
WA (0) = 1, < j < ,v (r&W. WA@ + 1) + s,tor(ij (High). WA(O)) 
WA(l) = ClaiaN(r,h(i,(dn).WA(2) + rChCi) (UP). WA(1 +O) + s,~.~(~) Low). WA(l)) 
WA(k) = x1 GicN (rcdd~)~ WA(k + 1) + r,,(, (UP). WA(k - 1) + s,~,,~(~) (LOW). WA(k)) 
WA(N) = & .i.~,(rch&d. WA@ - 1) + sswij (Low) WA(N)) 
WA(O+l) =~~<,<rF~~4”edWA(1)) 
WA(l+0) =~~~,~tR~XW’4W . . 
Now we are ready to describe the process representing the wired-AND formally. 
This process is denoted by WA. We will use auxiliary processes WA(k), for 0 < k < N, 
that describe the situation where k devices clamp the wire. Initially, there is no device 
that clamps the wire, so WA = WA(O). The specifications of these processes can be 
found in Table 1. 
Each of the processes WA(k), 0 d k < N, is at any time willing to receive the dn 
value from a device. Then the parameter is increased by one in order to keep track of 
the number of clamping devices. In the situation where no devices are clamping the 
wire (k = 0), and a device clamps the wire, the voltage level of the wired-AND has to 
be changed to Low. This is achieved by the process WA(0 + 1). Process WA(N) is not 
capable of receiving a dn value since all devices are clamping the wire. 
Process WA(k), 0 < k < N, is at any time willing to receive an up value. In that case, 
the parameter is decreased by one. If the number of devices clamping the wire changes 
from 1 to 0, the voltage level of the wired-AND is changed to High. This is achieved by 
process WA(l + 0). Process WA(O) is not capable of receiving an up value since no 
devices are clamping the wire. 
The processes WA(0 + 1) and WA(1 -+ 0) incorporate the maximum delay periods 
fall time tF and rise time tR respectively. In order to make the choice of delay time 
uncontrollable by the environment of the wire, we use the silent action ;. The 2 can be 
considered to hide a delay time determining action which is internal to the bus and 
hence invisible for the environment. 
All processes WA(k) are capable of signalling the current value of the wire. If there 
are no devices clamping the wire, the current voltage level is High and in all other 
cases, except when the wire is not stable, the voltage level is Low. The wire is not stable 
during the transition from high-to-low (WA( 1 -+ 0)) and from low-to-high 
(WA(0 + 1)); in these cases, the wire cannot signal its current value. 
The process descriptions for the SDA and SCL lines can now be obtained from 
process WA by renaming the channels according to the renaming functions fd and fc 
which are given in Table 2. 
Using these renamings, the specifications of the lines are given by SDA = pjd( WA) 
and SCL = pfe( WA). The bus is then specified as the parallel composition of the two 
lines: Bus = SDA 11 SCL. 
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Table 2 
The renaming functionsfd andfc (1 < i < N, v E {up, 
dn}, w E {High, Low}) 
f~(rdd~)) = em 
.fGwi, tw)) = stUl(w) 
5. Designing an interface for a single master 
5. I. Introduction 
In this section, we design a process which acts as an interface between the I%-bus 
and the devices connected to the bus. This interface translates the bus protocol in 
terms of the actions start, stop, zero, one, and recbit into clamping, releasing and 
polling the bus wires and vice versa. Furthermore, the interface will see to it that the 
timing constraints concerning the transitions are being met. In this way the master 
(slave) does not have to deal with the timing aspects of the protocol. Initially, we 
reduce the complexity of the design stage by simplifying the problem by imposing the 
following restrictions: 
l we base the design on the behaviour of a pure master, i.e, a device which only acts as 
a master and not as a slave device; 
l we limit the number of masters connected to the bus to one; 
l we neglect the timing constraints. 
In Section 5.4, an interface for a single master with timing constraints is designed 
based on the interface for the single master without timing constraints and in 
Section 6, we extend the interface to function in a multi-master environment. The first 
restriction will be maintained, we do not consider a device which can act as both 
a master and a slave. Before we design the interface, we describe the bus protocol in 
terms of the actions start, stop, zero, one, and recbit in Section 5.2. 
5.2. The bus protocol 
In this section, we will explain the communication protocol on the bus and how this 
protocol is used in the design of the interface between the bus and a device. The 
communication on the I’C-bus can be described as the behaviour of the following 
process, with initial state I: 
Z = start. N 
N = send0.N + send1.N + recbit.N + st0p.Z 
The communication actions start and stop denote bus transitions which stand for the 
transmissions of start and stop signals and are always initiated by a master device. 
Communication actions send0, send1 and recbit indicate the transmission of a single 
bit with value zero or one, and the reception of a single bit, respectively. 
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Fig. 3. The channels between the processes. 
Process Z~i which models the interface for device i is connected to the processes 
SDA, SCL and the device as indicated in Fig. 3. Channel ci is used for communica- 
tions up and dn that cause transitions on the SCL line, channel Si is used to signal the 
current state to the interface, channel di is used for communications up and dn that 
cause transitions on the SDA line, channel ti is used to pass on the current state to the 
interface, channel mi is used by the device to issue the commands to the process ZFi, 
and channel ai is used to acknowledge to the device when an action is performed. 
Since the process specification for the interface is the same for each device, we will 
omit the subscript i when it is clear from the context which device is meant. 
5.3. Interface for a single master 
In this section, we construct an interface module for a pure master in a single master 
environment. In order to achieve this, we extend the bus protocol from the previous 
section. Since we are designing an interface that does not have to deal with any timing 
constraints at this point, we consider the rise and fall times to be zero: tR = tF = 0 or 
equivalently we consider n,#?us) instead of Bus. 
The bus protocol is described in the previous section in terms of the primitives start, 
stop, zero, one, and recbit. These are all initiated by the master device. The matching 
signals that should occur on the bus are generated by IF’s subprocesses T, P, SO, Sl 
and R, respectively. These will also send matching acknowledgements o the device. 
Equations for process IF and its subprocesses can be found in Table 3. 
The initial state is associated with process I. This state represents the situation that 
the master is not involved in a bus session. Since we have assumed that there is only 
one master connected to the bus, it follows that the bus is free, so both the SDA and 
SCL line are high. This means that when the interface returns to the initial state after 
a bus session, i.e., after the occurrence of a stop condition, both lines must be released. 
As mentioned before, a session consists of communication actions. In between 
consecutive actions, the SCL line has to be clamped by the master. This situation is 
represented by process N. Although the I%-bus-specification [9] does not restrict the 
value of the SDA line, while the SCL line is low, we will demand that the master 
releases the SDA line. With this assumption a slave which is waiting to manipulate the 
data line is able to do so as soon as possible. We try to realize minimum delays. This 
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Table 3 
Equations for the single master interface without timing constraints 
IF =I 
I = r,(start). T 
N = r&top). P 
+ r,(sendO) . SO 
+ r,(sendl). Sl 
+ r,(recbit). R 
cu = s&J) 
CD = s,(h) 
T =DD.CD.(s.(ready)IIDU).N 
P = DD.CU,DU.s,(ready).I 
SO = DD. CU. CD .(s,(ready) I/ DU). N 
Sl = CU.CD.s.(success).N 
R = CU.(r,(High).CD.s,(one) 
+ r,(Low) CD.s,,(zero)). N 
DU = s&p) 
DD = s,(h) 
T WN p WP) SO (send0) Sl (sendl) R @bit) 
--x-If 
~ _______... Ilr SDA 
1 z A A A scL 
Fig. 4. The actions in terms of bus transitions. 
decision is also convenient when a slave-transmitter is trying to manipulate the data 
line. 
In Fig. 4 the bus transitions associated to the communication primitives are 
depicted. The equations from Table 3 correspond closely to these diagrams. Addition- 
ally, acknowledgements are sent via channel a to the device. 
In order to send a one, the SDA line must be high during the clock pulse. Because we 
restricted the number of masters to one, and the SDA line had been released already, 
we do not have to check this voltage level. To read a single bit from the bus, the data 
line value must be checked during the high period of the clock, since only then the 
value of the SDA line can be considered stable. During the clock high period the 
voltage level of the SDA line is polled and its value is passed on to the device along 
channel a. The master must have released the SDA line to enable the slave-transmitter 
to put data on the bus. 
5.4. Timing 
From now on, we will no longer demand that the rise and fall times are equal to 
zero, as we did in Section 5.3. The new process that models the behaviour of the 
interface, within which timing constraints have to be met, will be called TIF. The 
connection with the bus and the device remains the same, however. In order to have 
process TIF deal with rise and fall times correctly, we will add some synchronization 
statements. Our construction of the bus with the transitional states SCL(0 + 1) and 
SCL( 1 + 0) and the signalling of the current state provides a mechanism to solve this 
rather elegantly: after a releasing or clamping action the process that caused the 
transition, is simply delayed until the desired value is signalled by the bus lines. We 
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can now describe the up-going and down-going flanks of both the SDA and SCL line 
quite simply. Process CD (clock down) describes the clamping of the clock line and the 
subsequent waiting for the line to become low. Process CU (clock up) describes the 
releasing of the clock line and the delay that is caused by counting off the rise time. 
Processes DD (data down) and DU (data up) behave alike with regard to the SDA line. 
See Table 4 for their specifications. Note that the send actions of these processes are 
non-delayable because of the following assumption: A device will not delay an action 
unnecessarily. 
It is assumed that all devices connected to the bus have a local internal clock 
mechanism. This implies that each device has a local clock high and clock low period. 
For device i these will be denoted by THigh(i) and TLow(i) respectively. If no 
confusion can arise, we omit the i. Furthermore, it is demanded that these local clock 
high and clock low periods are related to the “global” clock high and clock low period 
as follows: for all i, THigh(i) 2 tHIGH and TLow(i) > tLOW. 
We have to keep in mind that the timing of some actions does not depend on the 
execution of the previous action, as is usual with relative timing, but on the execution 
of some earlier action. We cannot express this naturally using the given algebraic 
operators. 
This problem can be solved by introducing a timer process Timer (see Table 5), 
which is placed in parallel with process TI, i.e., TZF = TI )I Timer, that counts time 
slices that passed since a clock low period has started. As soon as TLow time slices 
have passed, s,(up) is allowed to be executed. In a similar way the timer process is used 
to count off the clock high period as well. Of course this timer process has to be 
instructed when it has to start counting and it must be able to signal to its environ- 
ment when the counting has been completed. We need channels v and w along which 
there is communication between the timer and the interface process TIF (see Fig. 5). 
Along channel v the valuejinished is sent by the timer if the counting is completed and 
along channel w process TZF can send the number of time slices that have to be 
counted off. 
Table 4 
Equations for upgoing and downgoing flanks 
CU = s,(q). r,(High) DU = sd(up).rt(High) 
zzzzzzz zz!zz!z 
CD = s,(dn). r&Low) DD = s,(dn). r&Low) 
= z 
Table 5 
Equations for process Timer: 1 < n 
Timer = Timer(O) 
Timer(O) = s,( finished). Timer(O) + 1, c n r,(n) .Timer(n) 
Timer(n) = cr,,l( Timer(n - 1)) + x0 c k r,(k). Timer(k) 
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Fig. 5. Connecting process Timer 
Table 6 
Equation for upgoing and downgoing clock 
flanks 
CU = r,,(finished).s,(up).r,(High).s,(THigh) 
= 
CD = r,(finished).s,(dn).r,(Low).s,(TLow) 
z=T=zz= 
In parameter IZ we store the number of time slices that still have to be counted off. 
Initially, the value of n equals zero. Process Timer(O) represents the state in which any 
previous counting process is completed and therefore it is willing to signal this to 
process TI along channel u by means of the communication actions s,( Jinished). This 
action must be delayable due to the fact that process TZ will not always be ready to 
receive this value. Therefore, process Timer realizes only minimum delays. During 
execution of any process Timer(n), n > 0, n is decreased by one after each a-step. 
All processes Timer(n), for 0 < n, have the possibility to restart the counting at any 
time. 
With the assumption that the beginning of the counting off of the clock high and 
low periods should be based on transitions of the SCL line, we can redefine the 
processes CU and CD (see Table 6). Process CU now first checks if process Timer has 
finished counting and hence if the clock line is allowed to become high, by rV 
(finished). When this is the case, the clock line is released followed by the delay caused 
by counting off the rise time by process SCL. Finally, process Timer is started to count 
off the clock high period. Process CD behaves imilarly to start the counting off of the 
clock low period. Note that a single-master situation is still being regarded and 
consequently, the clock high period cannot be ended prematurely by another device 
with a shorter clock high period. 
Now we are equipped with the building blocks to add the timing constraints to our 
interface. Under the assumption that actions will not be delayed unnecessarily, set-up 
and hold times will not be increased unnecessarily. In Fig. 1 the bus transitions 
associated to the communication primitives are depicted together with the setup and 
hold times. The equations from Table 7 correspond closely to those diagrams. 
The bus free time between a stop and a start condition is guaranteed by process TP. 
The rise and fall times and the clock high and low periods are maintained by the 
processes CU, CD, DU, and DD. When receiving a bit, the setup and hold time for 
data are enforced by the device transmitting the data bit (see Section 7). 
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Table 7 
Equations for a single master interface with timing constraints 
TIF = TI 11 Timer 
TI = r,(start). TT 
TN = r&top) TP + r,(sendO)~ TSO + r&e&). TSl + r,(recbit). TR 
TT = DD. a:~D~sTA (CD). a:~DiDAT(s,(reudy) 11 I) TN 
=- 
TP = DD. u::y,““‘(CU)~ CT,., rsuGs”‘(DU)~ a:f~F(s,,(ready)) TI 
TSO = DD . &‘~““‘(CU). CD. u:2DiDAT (s,(ready) /I q,(q)). TN 
-z 
TS1 = r,(High).a:~P;DAT(CU). CD. u~~D~D,DAT(sa(success)). TN 
TR = CU. (r,(High). CD.s,(one) + r,(Low). CD .s&ero)) TN 
- =v B 
6. Designing an interface for a multi-master environment 
6. I. Introduction 
When we allow more than one master to control the bus, we will encounter four 
kinds of difficulties: 
Since a session may only be started when the bus is free, it is not allowed, as in the 
single master model, to start a session by simply commanding the interface to 
transmit a start signal. Another master could be using the bus. So, first a check has 
to be made whether the bus is free. One way to handle this is to detect and keep 
track of the start and stop signals on the bus. This is the issue of Section 6.3. 
When two or more masters try to put data onto the bus, an arbitration procedure is 
needed to avoid the chaos that might ensue from such an event. In Section 6.4 we 
will design a process specification for this arbitration procedure. 
Another aspect of the multi-master control is that of synchronizing the clock signals 
generated by the various master devices. In Section 6.4, we will explain how clock 
synchronization can be described. 
Since processes SDA and SCL are deaf during their transitional states, all clamping 
actions of the SDA line and the SCL line have to become delayable in the 
multi-master case to prevent the presence of deadlock. Note that all releasing 
actions can remain non-delayable since only the last interface to release a line will 
start the low-to-high transition. The altered versions of the processes describing the 
downgoing flanks of both the SDA and SCL line will be given in Section 6.2. 
6.2. The interface in the multi-master environment 
The process which models the interface between bus and master device in the 
multi-master case will be called MIF. The connecting channels between MIF and the 
bus and the device are as defined before. The names of the subprocesses of MIF will 
start with M. 
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As we have mentioned earlier all clamping actions of the interface have to become 
delayable due to the deaf state of the processes modelling the bus lines. This restriction 
simply means that the processes CD and DD from the previous section have to be 
altered in this respect hat the actions s,(dn) and s,(dn) become delayable. In Table 8 
the specifications for MCD and MDD 
- = . 
are given. 
6.3. Session recording 
We introduce a separate process MStatus, composed in parallel with the processes 
MI and Timer, connected to processes SCL and SDA by the channels s and t, 
respectively and to the device by the new channel ms. Communication between 
process MStatus and process MI takes place along the new channel b (see also Fig. 6). 
Process MStutus is introduced in order to describe a mechanism to monitor the bus 
lines. During monitoring the transmissions of start and stop signals can be recognized 
and from the order of their occurrence process MStatus is able to determine whether 
the bus is busy or free. Also, process MStutk is used to signal the outcome to either 
the master device or the interface component MI. 
Initially, the bus is free. Both the SDA line and the SCL line are high. This state is 
described by process MStutus( free). MStutus( free) is capable of detecting a start 
signal that occurs on the bus (see Table 9). Recall that a start is a high-to-low 
transition on the SDA, while the SCL line is high. Such transitions are detected by 
“polling” the bus lines at well chosen moments in time. In our construction of the 
Table 8 
Equations for the processes MCD and MDD 
MCD = r,(jnished)~s,(dn) ~r,(Low)~s,(TLow) 
MDD = s,,(h). r,(Low) 
Fig. 6. Connecting process MStatus. 
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Table 9 
Equations for the process MStatus 
MStatus = MStatus(free) 
MStatus(fiee) = r,(Low) .r,(L.ow). MStatus(busy) 
+ r,,(start).sb(startsession). MStatus(free) 
MStatus(busy) = r,(High)~(r,(Low)~(r,(High)~cr~~”F(MStatus(fiee)) 
W 
+ r,(Low). MStatus(busy)) 
+ r,(High). r,(Low) MStatus(busy)) 
+ r,(start).s,,(busy). r,(Low). MStatus(busy) 
bus model, where the SDA and SCL components are able to signal their status to 
process MZF in every time slice, if the status can be defined, polling can be accomp- 
lished by checking whether a communication is possible on the “status” channels  of 
the SCL line and t of the SDA line. Process MStatus( free) initiates the communication 
on channel t, connected to process SDA by the delayable atomic action r,(Low). 
Because of the delayability of this receive action, the process keeps checking whether 
the SDA line is low until it is. The other value, High, will be ignored when it is sent by 
process SDA. As soon as the low value on the data line is received, the process waits 
until the clock line has been pulled down in a similar manner, viz., by r,(Low). Only 
then, we can be certain that a start has occurred and the bus is now busy. We assume 
that each device sticks to the protocol, so no undefined transitions are to be expected 
such as releasing the SDA line before the clock line is pulled down. 
Process MStatus(busy) (see Table 9) behaves similarly to detect a stop conditon. 
After a stop signal has been recognized the bus status is free. A stop is generated by 
producing a low-to-high transition on the SDA line while the SCL line is high. Since 
the data on the SDA line can only be considered valid during a clock high period, 
inspections of the SDA line are only useful after the clock line has been found high. 
Note that the clock line is always low when process MStatus(busy) is started. Since we 
are only interested in the case in which the clock line is high, the process is delayed 
until a low-to-high transition on the clock line takes place (r,(High)). Then, in the 
same time slice, the value of the SDA line is checked. The non-delayability of this 
receive action will not cause deadlock since both the set-up stop (tSU;STO) and the 
set-up start (tSU;STA) timing constraints ee to it, that the value of the data line is at 
least stable during the first time slice after the high clock period has started. 
If the value of the SDA line is found to be high in the beginning of the clock high 
period, the only signal that can occur is the transmission of a one. Hence, a stop did 
not occur and the status remains busy. A new attempt o detect a stop is made, starting 
in the next clock low period. This is expressed by the alternative 
r,(High). r,(Low)~MStatus(busy). 
- 
If, on the other hand, the value of the SDA line is low, two events may occur: the 
actual stop signal or a high-to-low transition on the clock line, resulting in the 
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transmission of a zero. The latter event can be detected by r,(Low). Also in this case 
the status remains to be busy. 
The first event, in which the actual transmission of the stop signal is completed, 
indicates that the low-to-high transition of the SDA line will occur before the high 
period of the clock is ended. Since the end of the clock high period will be noticed 
immediately by the above alternative, we do not have to add an explicit time bound to 
the action that detects the transition on the data line (r,(High)). After the high value is 
received and subsequently the bus free time is counted off, the status of the bus will be 
free. Summarizing, the both events, that may happen when the data line was found 
low immediately after the clock high period started, can be detected by 
r,(Low)~(r,(High).a:~,UF(MStatus(fiee)) + r,(tow).MStatus(busy)). 
After explaining the detection of start and stop conditions on the bus, the one 
matter left to discuss is which process MI, or the master, will communicate directly 
with MStatus. We choose to let the master signal to process MStatus that it wants to 
start a session, Process MStatus responds by sending the current state, either to the 
master, when the bus is busy, or to MI, when the bus is free and so a start condition 
can be generated. When the bus is busy, the master itself should decide if a new 
attempt will be made. 
In order to accomplish the communication between processes MStatus and MI 
a channel b has been introduced. The only value that will be sent and received along 
this channel is startsession, which indicates to process MI that a session can be started. 
To handle the communication with the master we introduced a channel ms between 
MStatus and the master device. The process descriptions for process MStatus can be 
found in Table 9. 
As a consequence, process MI needs some adjustment as well (see Table 10); 
Mf = r,(startsession)- MT. After receiving the startsession signal, now being gener- 
ated by process MStatus, subprocess MT is started to produce a start condition on 
the bus. 
Table 10 
Equations for the interface of a pure master in a multi-master environment 
MIF = MI 11 Timer 11 MStatus 
MI = r,(startsession). MT 
MN = r&top). MP + r,(sendO). MS0 + r,(sendl). MS1 + r,(recbit). MR 
MT = MDD a::” sTA(ECD)- &” DAT(s.(ready) 11 sI(up)). MN 
-- 
MP = MDD. a::: DAT(CU). a:~~-STo(DU).u:~~F(s.(ready)). MI 
MS0 = MDD-a::,” DAT(CU).ECD.u:eqD.DAT(s,(ready)ll~d(~p)). MN 
-= 
MS1 = ~~~,“.~“‘(CU).(r,(High)~ ECD. u~~D.DaT (s.(success)). MN + r,(Low). s,,(fail). MI) 
== 
MR = CU. (r,(High) ECD s,(one) + r,(Low) ECD s&ero)) MN 
== m 
ECD = MCD + r,(Low).s,(dn).s,(TLow) 
= 
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6.4. Clock synchronization and arbitration 
All masters generate their own clock on the SCL line to transfer data on the 
I%-bus. Data is only valid during the high period of the clock. A defined clock is 
therefore needed for the bit-by-bit arbitration procedure to take place. 
Clock synchronization is performed using the wired-AND connection of the inter- 
faces to the SCL line. A high-to-low transition on the SCL line will cause all devices 
concerned to start counting off their low period. When all devices have counted off 
their low period, the SCL line will be released and go high. Next, all the devices will 
start counting their high periods. The first device to complete its high period will pull 
the SCL line down again. In this way, a synchronized clock is generated with its low 
period determined by the device with the longest clock low period, and its high period 
determined by the one with the shortest clock high period. 
In the single master case, we have used processes CD and CU to model the counting 
off of the clock low period and clock high period, respectively. Since only the counting 
off of the clock high period can be interrupted and hence shortened by another device, 
we can leave process CU unchanged and restrict ourselves to extending our descrip- 
tion of MCD to ECD (see Table 10). The process ECD (extended clock down) must 
not only be able to detect whether its own local clock high period is finished, it also 
has to detect a high-to-low transition on the SCL line caused by another master. In 
that case the protocol describes that the clock line must be clamped immediately and 
the clock low period must be counted off. All subprocesses during which a clock 
releasing action (i.e. MCD occurs) have to be adapted (see Table 10). 
Another difficulty that arises in the multi-master case is the arbitration procedure. 
Two or more masters may generate a start condition within the hold time for a start 
condition. Arbitration takes place on the SDA line while the SCL line is high, in such 
a way that the master which transmits a high level on the SDA line while another 
master is transmitting a low level will lose arbitration. This procedure will not affect 
the data transfer initiated by the winning master. So, a master can only lose arbitra- 
tion when it is transmitting a one, while another master is transmitting a zero. 
Whenever a master loses arbitration it must wait for the bus to become free. 
The arbitration procedure can be modelled by polling the value of the SDA line 
during the high clock period when a one is being sent. If the value of the SDA line is 
high the session is continued, if the value is low arbitration is lost. In that case the 
master is notified that the transmission failed (see process MS1 in Table 10). 
7. The slave interface 
So far, the interface only incorporates the functionality of a master device. In this 
section we will design an interface for a slave device based on the design of the 
interface for a master device from the previous section. A slave incorporates functions 
to detect a Start signal on the bus and must be able to send and receive bits on clock 
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Table 11 




= SI 11 SStatus 
= r,(sendO). SSO + r,(sendl). SSl + r,(recbit). SR + r,(mure). SZ 
= r,(low).s,(dn). SDD. o:fy oAT(s,(up)).r,(HigIl). r,(Low)’ 
- zzz=== 




SDD = s,(dn). r&Low) 
SR = r,(Low)~r,(High)-(r,(Low)~s,(zero) + rt(High)~s,(one))~Sl 
=m -- -~ 
SStatus = SStatus(free) 
SStatus(fiee) = r,(Low)-r,(Low).s,(srart). SStatus(busy) 
SStatus(busy) = r,(High).(r,(Low)‘(r,(High). SStatus(free) 
m 
+ r,(Low) SStatus(busy)) 
+ r,(High) r&Low). SStatus( busy)) 
pulses generated by a master. Furthermore, the slave interface must be able to mute 
when the slave device instructs it to do so. This suggests that the interface for a slave 
can be realized by a part of the interface for a master. 
The slave interface, from now on denoted by SIF (see Table 1 l), will be connected 
to process SDA via channels d and t and to SCL via channels c and s. It communicates 
with the slave device along channels m and a. These connections are similar to those 
used to connect a master interface to its environment (see Fig. 3). 
The slave interface is a parallel composition of two components SI and SStatus. 
Process SStatus behaves imilar to process MStatus from the master variant. SStatus 
is connected to process SCL via a channel s and to process SDA via t. Furthermore, 
SStutus is connected to the slave device via channel MS. Unlike the situation concern- 
ing process MStutus, there is no connection necessary between SStutus and SI. 
Detecting start and stop signals on the one hand and sending and receiving bits on 
the other can take place completely independent. We will first construct the part of 
SIF which takes care of sending and receiving bits. Afterwards, we will use process 
MStatus to specify a process which will have the same functionality as we want 
SStatus to have. 
Subprocesses SSO, SSl, and SR differ only from MSO, MSl, and MR in this respect 
that no clock pulse has to be generated uring execution and that initially the clock 
line has to be polled to sense the high and low periods of the clock pulse generated by 
the master. Exchanging the value mute enables the slave device to instruct the interface 
to enter the initial state. For example, when the slave, after decoding the address ent 
by a master, discovers that it is not addressed and therefore no longer has to be part of 
the current session, the mute value will be sent to the slave’s interface. 
Transmitting a zero now consists of waiting for the clock line to become low, 
clamping the clock line so the master cannot end the low period before the data line is 
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put to the low level and clamping the SDA line. After the value of the SDA line has 
become low, the set-up data time has to be counted off and afterwards the process 
releases the clock line, enabling the master to start counting off the clock high period. 
As soon as the low value is detected on the clock line, the data hold time is counted off, 
the data line is released, and slave device is notified that the transmission is completed. 
Process SSl is less complex, since the SDA line was already released. Furthermore, 
a slave cannot lose arbitration. Receipt of a bit can be expressed in a way similar to the 
master variant. Only the actions related to the clock line are absent. Note that, at the 
beginning of the execution of process SZ, nothing can be said about the state of the 
wires, this in contrast with process N from the master’s interface. 
As mentioned earlier, process MStatus will be used to express the desired function- 
ality of process SStatus. The only feature we want process SStatus to have is notifying 
the master that a start signal has been detected. When the high value on the SDA line 
is detected, we know from Section 6 that the only signal that can be sent during the 
current clock pulse is a one. In order to inform the slave that a start is 
detected, we simply add the send action s,,(start), immediately before the status turns 
busy. The slave will initially wait for the communication of the value start along 
channel ms and then it will send its instructions to the interface along channel m. 
8. Usefulness of the model 
In this section, we will show how a system consisting of the I%-bus with M master 
devices and S slave devices connected to it can be described in the model. Then we 
indicate for what purposes the model can be used. 
Suppose that M master devices and S slave devices are connected to the I%-bus 
and that process algebra specifications Masteri, and Slavej are given for those. So, 
M + S devices are connected to the bus. In Fig. 7 this system is depicted. 
In Section 4, a model for the bus with N devices connected is given. Hence, the 
model for the bus is parameterized with the number of devices connected to it. We will 
BUS 
Fig. 7. The complete system. 
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simply write Bus instead of Bus M+S or Bus(M + S). Then the complete system can be 
described by the process 
o,oa, (( 11 tMasteri II MzFi) II H 11 (SZUWj 11 SZFj) IIBUS l<i4M 1 <j4S 1 > 
where the set H consists of all send and receive actions, and the set C consists of all 
successful communication actions. The application of the encapsulation operator 8, 
removes all send and receive actions which, due to the interleaving, do not result in 
successful communications. The priority operator Oc ensures that successful com- 
munications are not delayed unnecessarily. 
Next, we discuss some ways in which this model can be used. Firstly, since we 
explicitly modelled the timing constraints, it is possible to reason formally about the 
timing aspects involved in the I%-bus. Secondly, the model can be used when 
designing devices to be connected to the I%-bus. It is of uttermost importance that 
the interface between a device to and the bus is well-understood. It is our firm belief 
that a formal specification of such an interface improves this understanding consider- 
ably. Also, if a formal specification of the device is provided, there are possibilities to 
reason formally about the device being connected to the bus, i.e, their interaction can 
be considered. Thirdly, in situations where a number of devices have to communicate 
via the 12C-bus it is useful to establish that there is absence of deadlock. Given 
specifications of those devices (in process algebra), one can easily check whether the 
complete system has absence of deadlock (see [7] for some examples). The main 
technique involved is that of “normalizing” a process term. Such a normal form only 
contains atomic actions, the constant deadlock and the operators. and + . For more 
information about normalization and related issues we refer to [S, 61. From a normal 
form one also easily inspects the actual transitions on the bus lines, which might be 
useful to compare with the bus transitions that were expected. Fourthly, another 
important use of the model is that of testing conformance of new implementations of 
the 12C-bus with the standard. Finally, the model of the 12C-bus allows for abstrac- 
tion, i.e., it can be looked at from different levels of abstraction. For example, if one is 
only interested to observe the order in which the communication primitives and the 
acknowledgements can be executed this can be achieved by applying the abstraction 
operators rI and Q to the full description (S), e.g., x,~ 0 zl(S), where I consists of the 
atomic actions from which we want to abstract. In this example we would abstract 
from successful communications along the channels b, c, d, ms, s, t, u, w. 
With the abstraction operators, encapsulation and renaming we can also reason 
formally about the models that are obtained in the various design phases. For 
example, we can establish that the bus protocol from Section 5.2 and the system 
consisting of a time-free bus and a single master interface are in accordance as follows: 
I = pr O z1 O &(rc,,(Bus) II IF), wheref(r,(p)) = p, I consists of all successful commun- 
ications along the channels c, d, s, t, and the sending of the acknowledgements o the 
device, and H consists of the unsuccessful communication actions along c, d, s, t. 
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9. Conclusions 
We introduced a special module which provided us with an interface between the 
bus and the devices. Such an interface simplifies the modelling of the problem 
considerably, since it is able to translate transitions on the bus into I%-bus primitives 
and vice versa. Regarding the first module, the behaviour of both SDA and SCL line 
relies on the behaviour of a wired-AND and hence, it sufficed to specify a process 
which behaves as a wired-AND in order to specify a model for the bus. As for the 
latter module, we made a distinction between an interface for a master device on the 
one hand and an interface for a slave device on the other. Starting from a high level 
specification of the data sessions that take place on the bus, we were able to derive 
a specification for the interface for a master device in a systematic and incremental 
manner. Specifications for the interface of a slave device could be derived from the 
interface for a master device quite easily, since the behaviour of a slave differs only 
slightly from the behaviour of a master device. We tried to keep the interface for both 
master and slave devices as simple as possible by shifting some tasks to the devices 
using the interface. For instance, the conversion of bits to bytes and vice versa and the 
decoding of the address byte have become tasks of the device. 
Because of the large interest of the timing aspects imposed by the bus protocol, 
a discrete time process algebra with relative timing appeared to be the most suitable 
algebra to express the system of bus and devices connected to the bus. We can 
conclude that the discrete time process algebra with relative timing is expressive 
enough for the specification of a communication protocol which is restricted by 
timing constraints. We only needed one separate timer process to meet some of the 
timing constraints. However, due to the relative character of the algebra, most of the 
timing constraints could be met by simply defining the correct order in which the bus 
transitions should occur. Some steps in the design path were very straightforward or 
were the logical consequence of previous steps. Others were more complicated. 
With the model for the bus lines and the interfaces with slave and master device as 
presented in this paper it is possible to 
l reason formally about the timing aspects involved in the I%-bus; 
l check freedom of deadlocks for a given description (in process algebra) of a device; 
l test conformance of new implementations of the 12C-bus with the standard. 
In our design, the interface monitors the bus lines in addition to generating the 
transitions of the lines. Subject of further research could be the uncoupling of these 
two functions. In this case, the interface must be split into two modules, one for the 
monitor function and one for the generation of the transitions. We expect that the 
synchronization of such two modules will be very complex. Still, it would be an 
interesting starting-point. Another option for further research would be to design an 
interface, which is solely engaged in transmitting the several bus signals, without 
having to deal with the timing constraints at all. Timing would be the full responsibil- 
ity of the device. We chose that the translation performed by the interface occurs on 
the level of the bus primitives. It would be interesting to investigate other possibilities 
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for the level in which the translation occurs. One could think of a shift towards the 
I%-bus. 
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Appendix A. Axioms 
In this appendix the axioms of the discrete time process algebra with relative timing 
are given, for x, y, and z variables, a E Au{z, S}, H, I, C c A,f: A + A, and n Z 0. The 
set A of atomic actions and the partial, commutative and associative communication 
function y :A x A + A are considered parameters of the process algebra. 
a.xlb = (q1bJ.x 
all) ‘X = (glb).x 
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a4Y = a.(xllu) a.4b.y = (al!!) .(XllY) - - 
(x + y,uz = xuz + yuz (x + y)lz = XIZ + ylz 
d4UVredY) = 4 xl(y + z) = xly + XIZ 
~&)u(k(Y) + %(Z)) = ~redXU4 ~&)I%dY) = s 
glb = y(a, b) if y defined v&)I~*edY) = s 
g I b = 4 otherwise ~redX)I MY) = %1(X Iv) 
P&Z) =f(4 if a E A zzzzzzz 
Pr(6) = s 
PAZ) = z 
8,(g) = g if a$H 
&(a)=$ ifaEH 
4%(x + Y) = M-4 + &l(Y) 
MX.Y) = 4r(X)~&f(Y) 
&f(~,&)) = ~re@Hb)) 
@c(a) = a 
@c!h(x)) = d&(x)) 
@c(X.Y) = @&)-WY) 
Pf(X.Y) = Pf(X).Pf(Y) 
P& + Y) = PAX) + PAY) 
P~(~rel(X)) = ~rel(PfW) 
z&2) = g if a#Z 
z&2) = 1 if a E I 
GY) = ~dX).~I(Y) 
71(x + Y) = ~I(4 + PI 
~&l(X)) = ~rel(~IC4) 
O&j + x) = g + Oc(x) if a#C 
O&.x + y) = g.&(x) + O,(y) if a$C 
%(a + k(x) + MY)) = a + @~hC4) if a E C 
@c(g. x + k(y) + G&)) = a. @c(x) + @c(v,,~Y)) if a E C 
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